mirror of
https://github.com/pret/pokediamond.git
synced 2026-08-28 11:44:56 -05:00
arm9 crt0
This commit is contained in:
297
arm9/asm/crt0.s
297
arm9/asm/crt0.s
@@ -1,297 +0,0 @@
|
||||
.include "asm/macros.inc"
|
||||
.include "global.inc"
|
||||
|
||||
.text
|
||||
|
||||
arm_func_start _start
|
||||
_start: ; 0x02000800
|
||||
mov ip, #0x4000000
|
||||
str ip, [ip, #0x208]
|
||||
_02000808:
|
||||
ldrh r0, [ip, #6]
|
||||
cmp r0, #0
|
||||
bne _02000808
|
||||
bl init_cp15
|
||||
mov r0, #0x13
|
||||
msr cpsr_c, r0
|
||||
ldr r0, _02000918 ; =SDK_AUTOLOAD_DTCM_START
|
||||
add r0, r0, #0x3fc0
|
||||
mov sp, r0
|
||||
mov r0, #0x12
|
||||
msr cpsr_c, r0
|
||||
ldr r0, _02000918 ; =SDK_AUTOLOAD_DTCM_START
|
||||
add r0, r0, #0x3fc0
|
||||
sub r0, r0, #0x40
|
||||
sub sp, r0, #4
|
||||
tst sp, #4
|
||||
subeq sp, sp, #4
|
||||
ldr r1, _0200091C ; =0x00000400
|
||||
sub r1, r0, r1
|
||||
mov r0, #0x1f
|
||||
msr cpsr_fsxc, r0
|
||||
sub sp, r1, #4
|
||||
mov r0, #0
|
||||
ldr r1, _02000918 ; =SDK_AUTOLOAD_DTCM_START
|
||||
mov r2, #0x4000
|
||||
bl INITi_CpuClear32
|
||||
mov r0, #0
|
||||
ldr r1, _02000920 ; =0x05000000
|
||||
mov r2, #1024
|
||||
bl INITi_CpuClear32
|
||||
mov r0, #512
|
||||
ldr r1, _02000924 ; =0x07000000
|
||||
mov r2, #1024
|
||||
bl INITi_CpuClear32
|
||||
ldr r1, _02000928 ; =_start_ModuleParams
|
||||
ldr r0, [r1, #20]
|
||||
bl MIi_UncompressBackward
|
||||
bl do_autoload
|
||||
ldr r0, _02000928 ; =_start_ModuleParams
|
||||
ldr r1, [r0, #12]
|
||||
ldr r2, [r0, #16]
|
||||
mov r3, r1
|
||||
mov r0, #0
|
||||
_020008B4:
|
||||
cmp r1, r2
|
||||
strcc r0, [r1], #4
|
||||
bcc _020008B4
|
||||
bic r1, r3, #31
|
||||
_020008C4:
|
||||
mcr p15, 0x0, r0, cr7, cr10, 4
|
||||
mcr p15, 0x0, r1, cr7, cr5, 1
|
||||
mcr p15, 0x0, r1, cr7, cr14, 1
|
||||
add r1, r1, #32
|
||||
cmp r1, r2
|
||||
blt _020008C4
|
||||
ldr r1, _0200092C ; =0x027FFF9C
|
||||
str r0, [r1]
|
||||
ldr r1, _02000918 ; =SDK_AUTOLOAD_DTCM_START
|
||||
add r1, r1, #16320
|
||||
add r1, r1, #60
|
||||
ldr r0, _02000930 ; =OS_IrqHandler
|
||||
str r0, [r1]
|
||||
bl _fp_init
|
||||
bl NitroStartUp
|
||||
bl __call_static_initializers
|
||||
ldr r1, _02000934 ; =NitroMain
|
||||
ldr lr, _02000938 ; =0xFFFF0000
|
||||
tst sp, #4
|
||||
subne sp, sp, #4
|
||||
bx r1
|
||||
_02000918: .word SDK_AUTOLOAD_DTCM_START
|
||||
_0200091C: .word SDK_IRQ_STACKSIZE
|
||||
_02000920: .word 0x05000000
|
||||
_02000924: .word 0x07000000
|
||||
_02000928: .word _start_ModuleParams
|
||||
_0200092C: .word 0x027FFF9C
|
||||
_02000930: .word OS_IrqHandler
|
||||
_02000934: .word NitroMain
|
||||
_02000938: .word 0xFFFF0000
|
||||
arm_func_end _start
|
||||
|
||||
arm_func_start INITi_CpuClear32
|
||||
INITi_CpuClear32:
|
||||
add ip, r1, r2
|
||||
_02000940:
|
||||
cmp r1, ip
|
||||
stmltia r1!, {r0}
|
||||
blt _02000940
|
||||
bx lr
|
||||
arm_func_end INITi_CpuClear32
|
||||
|
||||
arm_func_start MIi_UncompressBackward
|
||||
MIi_UncompressBackward:
|
||||
cmp r0, #0
|
||||
beq _020009F8
|
||||
stmdb sp!, {r4-r7}
|
||||
ldmdb r0, {r1, r2}
|
||||
add r2, r0, r2
|
||||
sub r3, r0, r1, lsr #24
|
||||
bic r1, r1, #-16777216
|
||||
sub r1, r0, r1
|
||||
mov r4, r2
|
||||
_02000974:
|
||||
cmp r3, r1
|
||||
ble _020009D4
|
||||
ldrb r5, [r3, #-1]!
|
||||
mov r6, #8
|
||||
_02000984:
|
||||
subs r6, r6, #1
|
||||
blt _02000974
|
||||
tst r5, #128
|
||||
bne _020009A0
|
||||
ldrb r0, [r3, #-1]!
|
||||
strb r0, [r2, #-1]!
|
||||
b _020009C8
|
||||
_020009A0:
|
||||
ldrb ip, [r3, #-1]!
|
||||
ldrb r7, [r3, #-1]!
|
||||
orr r7, r7, ip, lsl #8
|
||||
bic r7, r7, #61440
|
||||
add r7, r7, #2
|
||||
add ip, ip, #32
|
||||
_020009B8:
|
||||
ldrb r0, [r2, r7]
|
||||
strb r0, [r2, #-1]!
|
||||
subs ip, ip, #16
|
||||
bge _020009B8
|
||||
_020009C8:
|
||||
cmp r3, r1
|
||||
mov r5, r5, lsl #0x1
|
||||
bgt _02000984
|
||||
_020009D4:
|
||||
mov r0, #0
|
||||
bic r3, r1, #31
|
||||
_020009DC:
|
||||
mcr p15, 0x0, r0, cr7, cr10, 4
|
||||
mcr p15, 0x0, r3, cr7, cr5, 1
|
||||
mcr p15, 0x0, r3, cr7, cr14, 1
|
||||
add r3, r3, #32
|
||||
cmp r3, r4
|
||||
blt _020009DC
|
||||
ldmia sp!, {r4-r7}
|
||||
_020009F8:
|
||||
bx lr
|
||||
arm_func_end MIi_UncompressBackward
|
||||
|
||||
arm_func_start do_autoload
|
||||
do_autoload:
|
||||
ldr r0, =_start_ModuleParams
|
||||
ldr r1, [r0]
|
||||
ldr r2, [r0, #4]
|
||||
ldr r3, [r0, #8]
|
||||
_02000A0C:
|
||||
cmp r1, r2
|
||||
beq _02000A6C
|
||||
ldr r5, [r1], #4
|
||||
ldr r7, [r1], #4
|
||||
add r6, r5, r7
|
||||
mov r4, r5
|
||||
_02000A24:
|
||||
cmp r4, r6
|
||||
ldrmi r7, [r3], #4
|
||||
strmi r7, [r4], #4
|
||||
bmi _02000A24
|
||||
ldr r7, [r1], #4
|
||||
add r6, r4, r7
|
||||
mov r7, #0
|
||||
_02000A40:
|
||||
cmp r4, r6
|
||||
strcc r7, [r4], #4
|
||||
bcc _02000A40
|
||||
bic r4, r5, #31
|
||||
_02000A50:
|
||||
mcr p15, 0x0, r7, cr7, cr10, 4
|
||||
mcr p15, 0x0, r4, cr7, cr5, 1
|
||||
mcr p15, 0x0, r4, cr7, cr14, 1
|
||||
add r4, r4, #32
|
||||
cmp r4, r6
|
||||
blt _02000A50
|
||||
b _02000A0C
|
||||
_02000A6C:
|
||||
b _start_AutoloadDoneCallback
|
||||
.pool
|
||||
.global _start_AutoloadDoneCallback
|
||||
_start_AutoloadDoneCallback:
|
||||
bx lr
|
||||
arm_func_end do_autoload
|
||||
|
||||
arm_func_start init_cp15
|
||||
init_cp15: ; 0x02000A78
|
||||
mrc p15, 0x0, r0, c1, c0, 0x0
|
||||
ldr r1, =0x000F9005
|
||||
bic r0, r0, r1
|
||||
mcr p15, 0x0, r0, c1, c0, 0x0
|
||||
mov r0, #0
|
||||
mcr p15, 0x0, r0, c7, c5, 0x0
|
||||
mcr p15, 0x0, r0, c7, c6, 0x0
|
||||
mcr p15, 0x0, r0, c7, c10, 0x4
|
||||
ldr r0, =0x04000033
|
||||
mcr p15, 0x0, r0, c6, c0, 0x0
|
||||
ldr r0, =0x0200002D
|
||||
mcr p15, 0x0, r0, c6, c1, 0x0
|
||||
ldr r0, =0x027E0021
|
||||
mcr p15, 0x0, r0, c6, c2, 0x0
|
||||
ldr r0, =0x08000035
|
||||
mcr p15, 0x0, r0, c6, c3, 0x0
|
||||
ldr r0, =SDK_AUTOLOAD_DTCM_START
|
||||
orr r0, r0, #0x1a
|
||||
orr r0, r0, #1
|
||||
mcr p15, 0x0, r0, c6, c4, 0x0
|
||||
ldr r0, =0x0100002F
|
||||
mcr p15, 0x0, r0, c6, c5, 0x0
|
||||
ldr r0, =0xFFFF001D
|
||||
mcr p15, 0x0, r0, c6, c6, 0x0
|
||||
ldr r0, =0x027FF017
|
||||
mcr p15, 0x0, r0, c6, c7, 0x0
|
||||
mov r0, #0x20
|
||||
mcr p15, 0x0, r0, c9, c1, 0x1
|
||||
ldr r0, =SDK_AUTOLOAD_DTCM_START
|
||||
orr r0, r0, #0xa
|
||||
mcr p15, 0x0, r0, c9, c1, 0x0
|
||||
mov r0, #0x42
|
||||
mcr p15, 0x0, r0, c2, c0, 0x1
|
||||
mov r0, #0x42
|
||||
mcr p15, 0x0, r0, c2, c0, 0x0
|
||||
mov r0, #2
|
||||
mcr p15, 0x0, r0, c3, c0, 0x0
|
||||
ldr r0, =0x05100011
|
||||
mcr p15, 0x0, r0, c5, c0, 0x3
|
||||
ldr r0, =0x15111011
|
||||
mcr p15, 0x0, r0, c5, c0, 0x2
|
||||
mrc p15, 0x0, r0, c1, c0, 0x0
|
||||
ldr r1, =0x0005707D
|
||||
orr r0, r0, r1
|
||||
mcr p15, 0x0, r0, c1, c0, 0x0
|
||||
bx lr
|
||||
.align 2, 0
|
||||
.pool
|
||||
|
||||
arm_func_start OSi_ReferSymbol
|
||||
OSi_ReferSymbol: ; 0x02000B60
|
||||
bx lr
|
||||
|
||||
arm_func_start NitroStartUp
|
||||
NitroStartUp: ; 0x02000B64
|
||||
bx lr
|
||||
|
||||
.section .rodata
|
||||
.global _start_ModuleParams
|
||||
_start_ModuleParams: ; 0x02000B68
|
||||
.word SDK_AUTOLOAD_LIST
|
||||
.word SDK_AUTOLOAD_LIST_END
|
||||
.word SDK_AUTOLOAD_START
|
||||
.word SDK_STATIC_BSS_START
|
||||
.word SDK_STATIC_BSS_END
|
||||
.word 0 ; Compressed static init end
|
||||
; NITRO SDK 3.2.30001
|
||||
.word (3 << 24) | (2 << 16) | 30001
|
||||
.word 0xdec00621 ; Nitro code BE
|
||||
.word 0x2106c0de ; Nitro code LE
|
||||
|
||||
# strings
|
||||
# .section .version
|
||||
.balign 4
|
||||
.global _SDK_NintendoDWC
|
||||
_SDK_NintendoDWC: ; 0x02000b8c
|
||||
.asciz "[SDK+NINTENDO:DWC1.2.30006.061019.2254_DWC_1_2_PLUS6]"
|
||||
.balign 4
|
||||
.global _SDK_NintendoWiFi
|
||||
_SDK_NintendoWiFi: ; 0x02000bc4
|
||||
.asciz "[SDK+NINTENDO:WiFi1.2.30000.0609050341]"
|
||||
.balign 4
|
||||
.global _SDK_UbiquitousCPS
|
||||
_SDK_UbiquitousCPS: ; 0x02000bec
|
||||
.asciz "[SDK+UBIQUITOUS:CPS]"
|
||||
.balign 4
|
||||
.global _SDK_UbiquitousSSL
|
||||
_SDK_UbiquitousSSL: ; 0x02000c04
|
||||
.asciz "[SDK+UBIQUITOUS:SSL]"
|
||||
.balign 4
|
||||
.global _SDK_AbiossolibVCT
|
||||
_SDK_AbiossolibVCT: ; 0x02000c1c
|
||||
.asciz "[SDK+Abiosso:libVCT 1.0.1_ec]"
|
||||
.balign 4
|
||||
.global _SDK_NintendoBackup
|
||||
_SDK_NintendoBackup: ; 0x02000c3c
|
||||
.asciz "[SDK+NINTENDO:BACKUP]"
|
||||
@@ -28,6 +28,13 @@
|
||||
#define HW_C6_PR_2GB 0x3c
|
||||
#define HW_C6_PR_4GB 0x3e
|
||||
|
||||
#define HW_C6_PR_ENABLE 1
|
||||
|
||||
#define HW_C9_TCMR_16KB 0x0a
|
||||
#define HW_C9_TCMR_32MB 0x20
|
||||
|
||||
#define HW_CACHE_LINE_SIZE 32
|
||||
|
||||
#define PXI_PROC_ARM7 0x01
|
||||
|
||||
#define OSi_CONSOLE_NOT_DETECT 0xffffffff
|
||||
@@ -39,6 +46,6 @@
|
||||
|
||||
#define OSi_TCM_REGION_BASE_MASK 0xfffff000
|
||||
|
||||
#define OS_IE_V_BLANK (1UL << 0)
|
||||
#define OS_IE_V_BLANK (1UL << 0)
|
||||
|
||||
#endif //POKEDIAMOND_ARM9_CONSTS_H
|
||||
|
||||
@@ -14,6 +14,10 @@ extern u32 SDK_AUTOLOAD_DTCM_START[];
|
||||
#define HW_ITCM_SIZE 0x00008000
|
||||
#define HW_ITCM_END (HW_ITCM + HW_ITCM_SIZE)
|
||||
|
||||
#define HW_IOREG 0x04000000
|
||||
#define HW_CTRDG_ROM 0x08000000
|
||||
#define HW_BIOS 0xffff0000
|
||||
|
||||
#define HW_DTCM ((u32)SDK_AUTOLOAD_DTCM_START)
|
||||
#define HW_DTCM_SIZE 0x00004000
|
||||
|
||||
@@ -35,6 +39,8 @@ extern u32 SDK_AUTOLOAD_DTCM_START[];
|
||||
#define HW_DTCM_SVC_STACK (HW_DTCM_SVC_STACK_END - HW_SVC_STACK_SIZE)
|
||||
#define HW_DTCM_IRQ_STACK_END (HW_DTCM_SVC_STACK)
|
||||
|
||||
#define HW_MAIN_MEM_SUB (HW_MAIN_MEM_MAIN_END + 0x400000)
|
||||
|
||||
#define HW_BIOS_EXCP_STACK_MAIN (HW_MAIN_MEM + 0x007ffd80)
|
||||
#define HW_EXCP_VECTOR_MAIN (HW_MAIN_MEM + 0x007ffd9c)
|
||||
|
||||
@@ -84,4 +90,7 @@ extern u32 SDK_AUTOLOAD_DTCM_START[];
|
||||
#define HW_DB_OAM_END 0x07000800
|
||||
#define HW_DB_OAM_SIZE (HW_DB_OAM_END-HW_DB_OAM)
|
||||
|
||||
#endif //POKEDIAMOND_ARM9_MMAP_H
|
||||
#define HW_DTCM_SYSRV_OFS_INTR_VECTOR 0x3c
|
||||
#define HW_RESET_VECTOR 0xffff0000
|
||||
|
||||
#endif //POKEDIAMOND_ARM9_MMAP_H
|
||||
|
||||
378
arm9/lib/src/crt0.c
Normal file
378
arm9/lib/src/crt0.c
Normal file
@@ -0,0 +1,378 @@
|
||||
#include "nitro.h"
|
||||
#include "MI_uncompress.h"
|
||||
|
||||
extern void NitroMain(void);
|
||||
extern void SDK_IRQ_STACKSIZE(void);
|
||||
extern void SDK_AUTOLOAD_START(void);
|
||||
extern void SDK_AUTOLOAD_LIST(void);
|
||||
extern void SDK_AUTOLOAD_LIST_END(void);
|
||||
extern void SDK_STATIC_BSS_START(void);
|
||||
extern void SDK_STATIC_BSS_END(void);
|
||||
extern void OS_IrqHandler(void);
|
||||
|
||||
extern void *const _start_ModuleParams[];
|
||||
|
||||
static void init_cp15(void);
|
||||
static void do_autoload(void);
|
||||
static void INITi_CpuClear32(register u32 data, register void *destp, register u32 size);
|
||||
void _start_AutoloadDoneCallback(void *argv[]);
|
||||
|
||||
extern void __call_static_initializers(void);
|
||||
extern void _fp_init(void);
|
||||
void NitroStartUp(void);
|
||||
void _start(void);
|
||||
|
||||
#define SDK_VERSION_ID ((3 << 24) | (2 << 16) | 30001)
|
||||
#define SDK_NITROCODE_LE 0x2106c0de
|
||||
#define SDK_NITROCODE_BE 0xdec00621
|
||||
|
||||
ARM_FUNC asm void _start(void)
|
||||
{
|
||||
//set IME to 0
|
||||
mov r12, #0x4000000
|
||||
str r12, [r12, #0x208]
|
||||
|
||||
//adjust VCOUNT
|
||||
_02000808:
|
||||
ldrh r0, [r12, #6]
|
||||
cmp r0, #0
|
||||
bne _02000808
|
||||
|
||||
//init cp15
|
||||
bl init_cp15
|
||||
|
||||
//init stack pointer
|
||||
//SVC mode
|
||||
mov r0, #OS_PROCMODE_SVC
|
||||
msr CPSR_c, r0
|
||||
ldr r0, =SDK_AUTOLOAD_DTCM_START
|
||||
add r0, r0, #0x3fc0
|
||||
mov sp, r0
|
||||
|
||||
//IRQ mode
|
||||
mov r0, #OS_PROCMODE_IRQ
|
||||
msr CPSR_c, r0
|
||||
ldr r0, =SDK_AUTOLOAD_DTCM_START
|
||||
add r0, r0, #0x3fc0
|
||||
sub r0, r0, #HW_SVC_STACK_SIZE
|
||||
sub sp, r0, #4
|
||||
tst sp, #4
|
||||
subeq sp, sp, #4
|
||||
|
||||
//system mode
|
||||
ldr r1, =SDK_IRQ_STACKSIZE
|
||||
sub r1, r0, r1
|
||||
mov r0, #OS_PROCMODE_SYS
|
||||
msr CPSR_csfx, r0
|
||||
sub sp, r1, #4
|
||||
|
||||
//clear memory
|
||||
//DTCM
|
||||
mov r0, #0
|
||||
ldr r1, =SDK_AUTOLOAD_DTCM_START
|
||||
mov r2, #HW_DTCM_SIZE
|
||||
bl INITi_CpuClear32
|
||||
|
||||
//BG/OBJ palette
|
||||
mov r0, #0
|
||||
ldr r1, =HW_PLTT
|
||||
mov r2, #HW_PLTT_SIZE
|
||||
bl INITi_CpuClear32
|
||||
|
||||
//OAM
|
||||
mov r0, #0x0200
|
||||
ldr r1, =HW_OAM
|
||||
mov r2, #HW_OAM_SIZE
|
||||
bl INITi_CpuClear32
|
||||
|
||||
//load autoload block and init bss
|
||||
ldr r1, =_start_ModuleParams
|
||||
ldr r0, [r1, #20]
|
||||
bl MIi_UncompressBackward
|
||||
bl do_autoload
|
||||
|
||||
//fill static bss with 0
|
||||
ldr r0, =_start_ModuleParams
|
||||
ldr r1, [r0, #12]
|
||||
ldr r2, [r0, #16]
|
||||
mov r3, r1
|
||||
mov r0, #0
|
||||
_020008B4:
|
||||
cmp r1, r2
|
||||
strcc r0, [r1], #4
|
||||
bcc _020008B4
|
||||
|
||||
//flush static bss region
|
||||
bic r1, r3, #HW_CACHE_LINE_SIZE - 1
|
||||
_020008C4:
|
||||
mcr p15, 0, r0, c7, c10, 4 //Drain Write Buffer
|
||||
mcr p15, 0, r1, c7, c5, 1 //Invalidate Instruction Cache Line VA
|
||||
mcr p15, 0, r1, c7, c14, 1 //Clean and Invalidate Data Cache Line VA
|
||||
add r1, r1, #HW_CACHE_LINE_SIZE
|
||||
cmp r1, r2
|
||||
blt _020008C4
|
||||
|
||||
//print buffer
|
||||
ldr r1, =HW_COMPONENT_PARAM
|
||||
str r0, [r1, #0]
|
||||
|
||||
//set interrput vector
|
||||
ldr r1, =SDK_AUTOLOAD_DTCM_START
|
||||
add r1, r1, #0x3fc0
|
||||
add r1, r1, #HW_DTCM_SYSRV_OFS_INTR_VECTOR
|
||||
ldr r0, =OS_IrqHandler
|
||||
str r0, [r1, #0]
|
||||
|
||||
bl _fp_init
|
||||
bl NitroStartUp
|
||||
bl __call_static_initializers
|
||||
|
||||
//start
|
||||
ldr r1, =NitroMain
|
||||
ldr lr, =HW_RESET_VECTOR
|
||||
|
||||
tst sp, #4
|
||||
subne sp, sp, #4
|
||||
bx r1
|
||||
}
|
||||
|
||||
ARM_FUNC static asm void INITi_CpuClear32(register u32 data, register void *destp, register u32 size)
|
||||
{
|
||||
add r12, r1, r2
|
||||
_02000940:
|
||||
cmp r1, r12
|
||||
stmltia r1!, {r0}
|
||||
blt _02000940
|
||||
bx lr
|
||||
}
|
||||
|
||||
void *const _start_ModuleParams[] = {
|
||||
(void *)SDK_AUTOLOAD_LIST,
|
||||
(void *)SDK_AUTOLOAD_LIST_END,
|
||||
(void *)SDK_AUTOLOAD_START,
|
||||
(void *)SDK_STATIC_BSS_START,
|
||||
(void *)SDK_STATIC_BSS_END,
|
||||
(void *)0, // CompressedStaticEnd
|
||||
(void *)SDK_VERSION_ID, // SDK version info
|
||||
(void *)SDK_NITROCODE_BE, // Checker 1
|
||||
(void *)SDK_NITROCODE_LE, // Checker 2
|
||||
};
|
||||
|
||||
ARM_FUNC asm void MIi_UncompressBackward(register void *bottom)
|
||||
{
|
||||
cmp r0, #0
|
||||
beq _020009F8
|
||||
stmfd sp!, {r4-r7}
|
||||
ldmdb r0, {r1-r2}
|
||||
add r2, r0, r2
|
||||
sub r3, r0, r1, lsr #24
|
||||
bic r1, r1, #0xff000000
|
||||
sub r1, r0, r1
|
||||
mov r4, r2
|
||||
_02000974:
|
||||
cmp r3, r1
|
||||
ble _020009D4
|
||||
ldrb r5, [r3, #-1]!
|
||||
mov r6, #8
|
||||
_02000984:
|
||||
subs r6, r6, #1
|
||||
blt _02000974
|
||||
tst r5, #0x80
|
||||
bne _020009A0
|
||||
|
||||
ldrb r0, [r3, #-1]!
|
||||
strb r0, [r2, #-1]!
|
||||
b _020009C8
|
||||
_020009A0:
|
||||
ldrb r12, [r3, #-1]!
|
||||
ldrb r7, [r3, #-1]!
|
||||
orr r7, r7, r12, lsl #8
|
||||
bic r7, r7, #0xf000
|
||||
add r7, r7, #0x0002
|
||||
add r12, r12, #0x0020
|
||||
_020009B8:
|
||||
ldrb r0, [r2, r7]
|
||||
strb r0, [r2, #-1]!
|
||||
subs r12, r12, #0x0010
|
||||
bge _020009B8
|
||||
_020009C8:
|
||||
cmp r3, r1
|
||||
mov r5, r5, lsl #1
|
||||
bgt _02000984
|
||||
_020009D4:
|
||||
mov r0, #0
|
||||
bic r3, r1, #HW_CACHE_LINE_SIZE - 1
|
||||
_020009DC:
|
||||
mcr p15, 0, r0, c7, c10, 4 //Drain Write Buffer
|
||||
mcr p15, 0, r3, c7, c5, 1 //Invalidate Instruction Cache Line VA
|
||||
mcr p15, 0, r3, c7, c14, 1 //Clean and Invalidate Data Cache Line VA
|
||||
add r3, r3, #HW_CACHE_LINE_SIZE
|
||||
cmp r3, r4
|
||||
blt _020009DC
|
||||
|
||||
ldmfd sp!, {r4-r7}
|
||||
_020009F8:
|
||||
bx lr
|
||||
}
|
||||
|
||||
ARM_FUNC static asm void do_autoload(void)
|
||||
{
|
||||
ldr r0, =_start_ModuleParams
|
||||
ldr r1, [r0, #0]
|
||||
ldr r2, [r0, #4]
|
||||
ldr r3, [r0, #8]
|
||||
|
||||
_02000A0C:
|
||||
cmp r1, r2
|
||||
beq _02000A6C
|
||||
|
||||
ldr r5, [r1], #4
|
||||
ldr r7, [r1], #4
|
||||
add r6, r5, r7
|
||||
mov r4, r5
|
||||
_02000A24:
|
||||
cmp r4, r6
|
||||
ldrmi r7, [r3], #4
|
||||
strmi r7, [r4], #4
|
||||
bmi _02000A24
|
||||
|
||||
//fill bss with 0
|
||||
ldr r7, [r1], #4
|
||||
add r6, r4, r7
|
||||
mov r7, #0
|
||||
_02000A40:
|
||||
cmp r4, r6
|
||||
strcc r7, [r4], #4
|
||||
bcc _02000A40
|
||||
|
||||
bic r4, r5, #HW_CACHE_LINE_SIZE - 1
|
||||
_02000A50:
|
||||
mcr p15, 0, r7, c7, c10, 4 //Drain Write Buffer
|
||||
mcr p15, 0, r4, c7, c5, 1 //Invalidate Instruction Cache Line VA
|
||||
mcr p15, 0, r4, c7, c14, 1 //Clean and Invalidate Data Cache Line VA
|
||||
add r4, r4, #HW_CACHE_LINE_SIZE
|
||||
cmp r4, r6
|
||||
blt _02000A50
|
||||
|
||||
b _02000A0C
|
||||
|
||||
_02000A6C:
|
||||
b _start_AutoloadDoneCallback
|
||||
}
|
||||
|
||||
ARM_FUNC asm void _start_AutoloadDoneCallback(void *argv[])
|
||||
{
|
||||
bx lr
|
||||
}
|
||||
|
||||
#define SET_PROTECTION_A(id, addr, size) ldr r0, =(addr|HW_C6_PR_##size|HW_C6_PR_ENABLE)
|
||||
#define SET_PROTECTION_B(id, addr, size) mcr p15, 0, r0, c6, id, 0
|
||||
#define REGION_BIT(a,b,c,d,e,f,g,h) (((a)<<0)|((b)<<1)|((c)<<2)|((d)<<3)|((e)<<4)|((f)<<5)|((g)<<6)|((h)<<7))
|
||||
#define REGION_ACC(a,b,c,d,e,f,g,h) (((a)<<0)|((b)<<4)|((c)<<8)|((d)<<12)|((e)<<16)|((f)<<20)|((g)<<24)|((h)<<28))
|
||||
ARM_FUNC static asm void init_cp15(void)
|
||||
{
|
||||
//Disable TCM/Cache/Protection Unit
|
||||
mrc p15, 0, r0, c1, c0, 0 //Save Control Register
|
||||
|
||||
/*
|
||||
* The following bits are disabled
|
||||
* * Instruction Cache
|
||||
* * Data/Unified Cache
|
||||
* * ITCM
|
||||
* * DTCM
|
||||
* * ITCM Load Mode
|
||||
* * DTCM Load Mode
|
||||
* * LD Interwork Disable
|
||||
* * Protection Unit Enable
|
||||
*/
|
||||
ldr r1, =0x000f9005
|
||||
bic r0, r0, r1
|
||||
mcr p15, 0, r0, c1, c0, 0 //Set Control Register
|
||||
|
||||
//Disable Cache
|
||||
mov r0, #0
|
||||
mcr p15, 0, r0, c7, c5, 0 //Invalidate Entire Instruction Cache
|
||||
mcr p15, 0, r0, c7, c6, 0 //Invalidate Entire Data Cache
|
||||
|
||||
mcr p15, 0, r0, c7, c10, 4 //Drain Write Buffer
|
||||
|
||||
SET_PROTECTION_A(c0, HW_IOREG, 64MB) //Protection Unit Unified Region
|
||||
SET_PROTECTION_B(c0, HW_IOREG, 64MB)
|
||||
|
||||
SET_PROTECTION_A(c1, HW_MAIN_MEM, 8MB)
|
||||
SET_PROTECTION_B(c1, HW_MAIN_MEM, 8MB)
|
||||
|
||||
SET_PROTECTION_A(c2, HW_MAIN_MEM_SUB, 128KB)
|
||||
SET_PROTECTION_B(c2, HW_MAIN_MEM_SUB, 128KB)
|
||||
|
||||
SET_PROTECTION_A(c3, HW_CTRDG_ROM, 128MB)
|
||||
SET_PROTECTION_B(c3, HW_CTRDG_ROM, 128MB)
|
||||
|
||||
ldr r0, =SDK_AUTOLOAD_DTCM_START
|
||||
orr r0, r0, #0x1a
|
||||
orr r0, r0, #1
|
||||
SET_PROTECTION_B(c4, HW_DTCM, 16KB)
|
||||
|
||||
SET_PROTECTION_A(c5, HW_ITCM_IMAGE, 16MB)
|
||||
SET_PROTECTION_B(c5, HW_ITCM_IMAGE, 16MB)
|
||||
|
||||
SET_PROTECTION_A(c6, HW_BIOS, 32KB)
|
||||
SET_PROTECTION_B(c6, HW_BIOS, 32KB)
|
||||
|
||||
SET_PROTECTION_A(c7, HW_MAIN_MEM_SHARED, 4KB)
|
||||
SET_PROTECTION_B(c7, HW_MAIN_MEM_SHARED, 4KB)
|
||||
|
||||
mov r0, #HW_C9_TCMR_32MB
|
||||
mcr p15, 0, r0, c9, c1, 1 //ITCM Size/Base
|
||||
|
||||
ldr r0, =SDK_AUTOLOAD_DTCM_START
|
||||
orr r0, r0, #HW_C9_TCMR_16KB
|
||||
mcr p15, 0, r0, c9, c1, 0 //DTCM Size/Base
|
||||
|
||||
mov r0, #REGION_BIT(0,1,0,0,0,0,1,0)
|
||||
mcr p15, 0, r0, c2, c0, 1 //Cache Bits for Instruction Protection Region
|
||||
|
||||
mov r0, #REGION_BIT(0,1,0,0,0,0,1,0)
|
||||
mcr p15, 0, r0, c2, c0, 0 //Cache Bits for Data Protection Region
|
||||
|
||||
mov r0, #REGION_BIT(0,1,0,0,0,0,0,0)
|
||||
mcr p15, 0, r0, c3, c0, 0 //Cache Write Buffer Bits for Data Protection Region
|
||||
|
||||
ldr r0, =REGION_ACC(1,1,0,0,0,1,5,0)
|
||||
mcr p15, 0, r0, c5, c0, 3 //Extended Access Permission Instruction Protection Region
|
||||
|
||||
ldr r0, =REGION_ACC(1,1,0,1,1,1,5,1)
|
||||
mcr p15, 0, r0, c5, c0, 2 //Extended Access Permission Data Protection Region
|
||||
|
||||
mrc p15, 0, r0, c1, c0, 0 //Save Control Register
|
||||
|
||||
/*
|
||||
* The following bits are enabled
|
||||
* * Instruction Cache
|
||||
* * Data Cache
|
||||
* * Cache Replacement - Round Robin
|
||||
* * ITCM
|
||||
* * DTCM
|
||||
* * SB1 Bit Set
|
||||
* * Exception Vectors
|
||||
* * Protection Unit
|
||||
*/
|
||||
ldr r1, =0x0005707D
|
||||
orr r0, r0, r1
|
||||
mcr p15, 0, r0, c1, c0, 0 //Set Control Register
|
||||
|
||||
bx lr
|
||||
}
|
||||
#undef SET_PROTECTION_A
|
||||
#undef SET_PROTECTION_B
|
||||
#undef REGION_BIT
|
||||
#undef REGION_ACC
|
||||
|
||||
ARM_FUNC void NitroStartUp(void)
|
||||
{
|
||||
}
|
||||
|
||||
ARM_FUNC void OSi_ReferSymbol(void *symbol)
|
||||
{
|
||||
#pragma unused(symbol)
|
||||
}
|
||||
5
arm9/lib/src/version_1_dwc.c
Normal file
5
arm9/lib/src/version_1_dwc.c
Normal file
@@ -0,0 +1,5 @@
|
||||
#include "sections.h"
|
||||
|
||||
#pragma section VERSION begin
|
||||
char _SDK_NintendoDWC[] = "[SDK+NINTENDO:DWC1.2.30006.061019.2254_DWC_1_2_PLUS6]";
|
||||
#pragma section VERSION end
|
||||
5
arm9/lib/src/version_2_wifi.c
Normal file
5
arm9/lib/src/version_2_wifi.c
Normal file
@@ -0,0 +1,5 @@
|
||||
#include "sections.h"
|
||||
|
||||
#pragma section VERSION begin
|
||||
char _SDK_NintendoWiFi[] = "[SDK+NINTENDO:WiFi1.2.30000.0609050341]";
|
||||
#pragma section VERSION end
|
||||
5
arm9/lib/src/version_3_cps.c
Normal file
5
arm9/lib/src/version_3_cps.c
Normal file
@@ -0,0 +1,5 @@
|
||||
#include "sections.h"
|
||||
|
||||
#pragma section VERSION begin
|
||||
char _SDK_UbiquitousCPS[] = "[SDK+UBIQUITOUS:CPS]";
|
||||
#pragma section VERSION end
|
||||
5
arm9/lib/src/version_4_ssl.c
Normal file
5
arm9/lib/src/version_4_ssl.c
Normal file
@@ -0,0 +1,5 @@
|
||||
#include "sections.h"
|
||||
|
||||
#pragma section VERSION begin
|
||||
char _SDK_UbiquitousSSL[] = "[SDK+UBIQUITOUS:SSL]";
|
||||
#pragma section VERSION end
|
||||
5
arm9/lib/src/version_5_vct.c
Normal file
5
arm9/lib/src/version_5_vct.c
Normal file
@@ -0,0 +1,5 @@
|
||||
#include "sections.h"
|
||||
|
||||
#pragma section VERSION begin
|
||||
char _SDK_AbiossolibVCT[] = "[SDK+Abiosso:libVCT 1.0.1_ec]";
|
||||
#pragma section VERSION end
|
||||
5
arm9/lib/src/version_6_backup.c
Normal file
5
arm9/lib/src/version_6_backup.c
Normal file
@@ -0,0 +1,5 @@
|
||||
#include "sections.h"
|
||||
|
||||
#pragma section VERSION begin
|
||||
char _SDK_NintendoBackup[] = "[SDK+NINTENDO:BACKUP]";
|
||||
#pragma section VERSION end
|
||||
Reference in New Issue
Block a user