Leahnaya/Cemu
1
0
Fork 0
mirror of https://github.com/cemu-project/Cemu.git synced 2026-08-23 10:40:36 -05:00
Code Issues Actions Packages Projects Releases Wiki Activity

ppc: add bdnzlr and bdzlr instructions to PPC assembler

Browse Source
This commit is contained in:
Crementif
2026-07-25 18:25:13 +02:00
parent fce56be36b
commit f36bc09c10
2 changed files with 16 additions and 0 deletions
Download Patch File Download Diff File Expand all files Collapse all files

14
src/Cemu/PPCAssembler/ppcAssembler.cpp
View File

@@ -235,6 +235,8 @@ const char* ppcAssembler_getInstructionName(uint32 ppcAsmOp)
case PPCASM_OP_BGELR: return "BGELR";
case PPCASM_OP_BGTLR: return "BGTLR";
case PPCASM_OP_BNELR: return "BNELR";
case PPCASM_OP_BDZLR: return "BDZLR";
case PPCASM_OP_BDNZLR: return "BDNZLR";
case PPCASM_OP_BCTR: return "BCTR";
case PPCASM_OP_BCTRL: return "BCTRL";
@@ -1129,6 +1131,8 @@ PPCInstructionDef ppcInstructionTable[] =
{PPCASM_OP_BLELR, 0, 19, 16, OPC_NONE, OP_FORM_BRANCH_BCCLR, FLG_DEFAULT, C_MASK_BO | C_MASK_BI_CRBIT | C_MASK_LK, C_BIT_BO_FALSE | C_BITS_BI_GT, nullptr}, // less or equal (not greater)
{PPCASM_OP_BGELR, 0, 19, 16, OPC_NONE, OP_FORM_BRANCH_BCCLR, FLG_DEFAULT, C_MASK_BO | C_MASK_BI_CRBIT | C_MASK_LK, C_BIT_BO_FALSE | C_BITS_BI_LT, nullptr}, // greater or equal (not less)
{PPCASM_OP_BNELR, 0, 19, 16, OPC_NONE, OP_FORM_BRANCH_BCCLR, FLG_DEFAULT, C_MASK_BO | C_MASK_BI_CRBIT | C_MASK_LK, C_BIT_BO_FALSE | C_BITS_BI_EQ, nullptr}, // not equal
{PPCASM_OP_BDZLR, 0, 19, 16, OPC_NONE, OP_FORM_NO_OPERAND, FLG_DEFAULT, C_MASK_BO | C_MASK_LK, C_BIT_BO_DZ, nullptr}, // decrement CTR, branch to LR if CTR == 0
{PPCASM_OP_BDNZLR, 0, 19, 16, OPC_NONE, OP_FORM_NO_OPERAND, FLG_DEFAULT, C_MASK_BO | C_MASK_LK, C_BIT_BO_DNZ, nullptr}, // decrement CTR, branch to LR if CTR != 0
{PPCASM_OP_ISYNC, 0, 19, 150, OPC_NONE, OP_FORM_NO_OPERAND, FLG_DEFAULT, 0, 0, nullptr},
@@ -3439,6 +3443,16 @@ void ppcAsmTestDisassembler()
checkOpGPR(1, 4);
checkOpGPR(2, 5);
// BDZLR (no operands)
_testAsm(0x4E400020, "bdzlr");
disassemble(0x4E400020, PPCASM_OP_BDZLR);
checkOperandMask(false, false, false);
// BDNZLR (no operands)
_testAsm(0x4E000020, "bdnzlr");
disassemble(0x4E000020, PPCASM_OP_BDNZLR);
checkOperandMask(false, false, false);
// random extra tests
_testAsm(0x419D0040, "bgt cr7, .+0x40");
_testAsm(0x50AB042E, "rlwimi r11, r5, 0,16,23");

2
src/Cemu/PPCAssembler/ppcAssembler.h
View File

@@ -194,6 +194,8 @@ enum PPCASM_OP
PPCASM_OP_BGELR, // greater or equal
PPCASM_OP_BGTLR, // greater
PPCASM_OP_BNELR, // not equal
PPCASM_OP_BDZLR, // decrement CTR, branch if CTR == 0
PPCASM_OP_BDNZLR, // decrement CTR, branch if CTR != 0
PPCASM_OP_BCTR,
PPCASM_OP_BCTRL,