Leahnaya/XenonRecomp
1
0
Fork 0
mirror of https://github.com/hedge-dev/XenonRecomp.git synced 2026-04-05 08:24:58 -05:00
Code Issues Actions Packages Projects Releases Wiki Activity

Commit Graph

  • 8b64838fac
         Merge 8f31dbe329 into ddd128bcca Robbie 2026-01-28 17:28:40 -0500
  • 8f31dbe329 Implement additional instructions used by Ridge Racer 6 bns, bnslr, bso, bsolr, eqv, lhbrx, mulhd, vandc, vpkswss, vsel128 Robert B. Langer 2026-01-28 17:26:46 -0500
  • b90c4d985a
         Merge 60ababe76f into ddd128bcca ApfelTeeSaft 2026-01-25 19:50:07 +0100
  • 60ababe76f
         Change auto to uint32_t for base variable ApfelTeeSaft 2026-01-25 19:50:00 +0100
  • 207253d67c Fix memory leak: remove static from local variables in Recompile() Prince Ozordi 2026-01-04 23:28:08 -0400
  • e82a89397a Addressing multiple TODO's since no one else did ApfelTeeSaft 2025-11-05 08:51:29 +0100
  • 560368f114
         Merge db9dfdf9ef into ddd128bcca Robert Serrano Kobylyansky 2025-09-09 23:19:44 +0100
  • db9dfdf9ef Add build to gitignore Robert Serrano Kobylyansky 2025-09-09 23:18:03 +0100
  • 26512bba55
         Merge 32c2f49bec into ddd128bcca Yohann MARTEL 2025-09-04 15:56:09 +0200
  • f67d54d4d4
         Merge a264d9586c into ddd128bcca gaitas13 2025-08-20 02:07:08 -0400
  • d105b6d627
         Merge 5177661447 into ddd128bcca squidbus 2025-08-07 16:41:45 -0700
  • 5177661447 XenonUtils: Use big endian for XRTL_CRITICAL_SECTION fields. squidbus 2025-08-07 16:36:46 -0700
  • aa65a781ed XenonUtils: Fix image size for basic compressed XEX and expose resource info. squidbus 2025-08-07 16:36:27 -0700
  • b6675ec638 XenonRecomp: Fix compiler warnings about comparing uint32_t to NULL squidbus 2025-08-07 16:35:50 -0700
  • c9dd9cc893
         Merge 6a863f4cd3 into ddd128bcca Sakimotor 2025-08-07 03:17:39 +0200
  • f8006d0286
         Merge 00132f2bb6 into ddd128bcca Sakimotor 2025-08-06 12:17:43 +1200
  • e33541ea3a
         Merge c122571951 into ddd128bcca Isaac Marovitz 2025-08-05 17:01:13 -0300
  • b6eb516cab
         Merge 8fc280bed9 into ddd128bcca Jillian To 2025-08-05 01:39:57 +0100
  • ddd128bcca
         Update outdated info in README. (#159) main Skyth (Asilkan) 2025-08-04 16:56:26 +0300
  • 2806498afc
         Update outdated info in README. Skyth (Asilkan) 2025-08-04 16:53:38 +0300
  • c5bfd90d87
         Add simde (#22) Isaac Marovitz 2025-08-03 15:29:25 +0100
  • 1dc45bab73
         Remove static Isaac Marovitz 2025-08-03 15:09:27 +0100
  • 4d7f6d88a5
         Implement __rdtsc and FPCSR for ARM64. squidbus 2025-03-03 17:37:59 -0800
  • bc864bbb31
         Correct fround constants Isaac Marovitz 2025-03-03 22:21:32 +0000
  • f752fceba9
         Update recompiler Isaac Marovitz 2025-03-03 22:20:27 +0000
  • bb43ea52bf
         Fix missing defines, don’t use native aliases Isaac Marovitz 2025-03-03 22:17:31 +0000
  • f5855085b5
         Include simde in ppc_context.h Isaac Marovitz 2025-03-03 09:41:41 +0000
  • 78d9bc1be2
         Inital add SIMD-E Isaac Marovitz 2025-03-03 09:12:21 +0000
  • 3de441d58f
         Merge 3f02123e7e into 5a945705de Dennis Stanistan 2025-07-20 23:51:42 +0300
  • 2f587c8927
         Merge 9ff80d8321 into 5a945705de ĐeäTh 2025-07-20 03:12:17 +0100
  • f041e0896c
         Merge 775ad31136 into 5a945705de MadLadMikael 2025-07-19 15:56:18 +0300
  • 606fc10e20
         Merge 180084ca55 into 5a945705de Mystixor 2025-07-19 08:40:10 -0400
  • 5a945705de
         mffs instruction should load to floating-point register. (#158) squidbus 2025-07-19 02:57:04 -0700
  • cb796ea826 mffs instruction should load to floating-point register. squidbus 2025-07-18 21:29:44 -0700
  • 9ff80d8321 make store instructions check for mmio BBB_MoreInstructions DeaTh-G 2024-11-24 10:50:58 +0100
  • 830be1f69a fix vaddsws implementation DeaTh-G 2024-11-14 17:34:45 +0100
  • a5d6382975 add remaining altivec instructions DeaTh-G 2024-11-03 21:27:33 +0100
  • 1d452c60a8 add vpkuhus implementation DeaTh-G 2024-11-03 20:27:53 +0100
  • cea0b2fc38 Fix instruction implementations based on unit tests DeaTh-G 2024-11-03 19:16:26 +0100
  • f6193ebe43 add more basic instructions DeaTh-G 2024-11-03 15:42:24 +0100
  • f23d22bc7f Fix indexing on certain instructions DeaTh-G 2024-10-13 19:29:33 +0200
  • 847b750786 Add more instructions regarding Bakugan Battle Brawlers DeaTh-G 2024-10-13 18:12:23 +0200
  • edcb89a7a5 Implement vaddsws CRACKbomber 2025-06-27 19:48:33 -0400
  • 03a04bcf78 Implement dbnzf CRACKbomber 2025-06-27 19:47:48 -0400
  • 0bf4d36532 Implement frsqrte - Needs to be optimized but it should work for now CRACKbomber 2025-06-27 18:06:22 -0400
  • c81d7f82a8 Implement vnor/vnor128 CRACKbomber 2025-06-27 17:34:20 -0400
  • c02c37b231 Implement bcdst - no op, performance related cache hint. CRACKbomber 2025-06-27 17:32:15 -0400
  • 796c9835a3 Merge branch 'impl-opcodes' of https://github.com/CRACKbomber/XenonRecomp into impl-opcodes CRACKbomber 2025-06-27 17:11:27 -0400
  • bd25a87929 Revert "Added ability to alias function names to ease of debugging and reversing." CRACKbomber 2025-06-24 20:22:15 -0400
  • 0ddb5e5eb7 Double look-back to 64 bytes to account for computed switch tables containing a nop before the branch instruction. CRACKbomber 2025-06-24 20:20:50 -0400
  • 8782d4dbd7 Added ability to alias function names to ease of debugging and reversing. CRACKbomber 2025-05-31 19:08:08 -0400
  • 5e945d81e9 Add vsel128 to existing vsel CRACKbomber 2025-05-26 19:52:11 -0400
  • fa0c77c2ac Implement vslh, vsrah, vsrh, vrlh CRACKbomber 2025-05-23 19:44:09 -0400
  • 6b4c165a9b Implement vsl CRACKbomber 2025-05-23 19:42:17 -0400
  • 39003f075e Implement vpkuhus/vpkuhus128 CRACKbomber 2025-05-23 19:26:02 -0400
  • 004a6dabeb Implement vpkuhum CRACKbomber 2025-05-23 19:23:17 -0400
  • cce95479c1 Implement vpkswss/vpkswss128 CRACKbomber 2025-05-23 19:19:45 -0400
  • 81e8dd6777 Implement vpkuwum/vpkuwum128 and vpkuwus/vpkuwum128 CRACKbomber 2025-05-23 19:09:25 -0400
  • 9222ef0cd6 Implement vpkshss and vpkswus CRACKbomber 2025-05-23 18:36:18 -0400
  • 045f27aad5 Implement all trap cards CRACKbomber 2025-05-23 18:18:29 -0400
  • 30fd01f844 Implement subfze CRACKbomber 2025-05-23 18:12:17 -0400
  • 63c0bab3cc Implement vsubshs CRACKbomber 2025-05-23 17:51:39 -0400
  • 13b904a991 Implement vminsh and vminuh CRACKbomber 2025-05-23 17:47:46 -0400
  • ca05cd7a9d implement vmaxuh CRACKbomber 2025-05-23 17:43:36 -0400
  • 7d9e5fb214 Implement vmaxsh CRACKbomber 2025-05-23 17:41:00 -0400
  • 7c13094ffd Implement vctuxs/vcfpuxws128 CRACKbomber 2025-05-23 17:34:07 -0400
  • fb627549d8 Implement vavugh CRACKbomber 2025-05-23 15:13:22 -0400
  • 6299ca7ee7 Implement mulhd and mulhdu CRACKbomber 2025-05-23 14:56:26 -0400
  • e5ca0a2684 Implement vcmpbfp/vcmpbfp128 - need to implement vscr saturation bit control CRACKbomber 2025-05-23 14:51:45 -0400
  • 485ca80383 Add missing case for vandc CRACKbomber 2025-05-23 14:49:06 -0400
  • fd85a418a8 Implement subfme CRACKbomber 2025-05-23 14:48:30 -0400
  • 4e77be82ce Implement rlwnm CRACKbomber 2025-05-23 14:48:12 -0400
  • 3937e5469c Implement lvebx/lvehx into the lvx instruction implementation. Memory wise they perform the same operation CRACKbomber 2025-05-23 14:46:51 -0400
  • 133e95a399 Implement eqv CRACKbomber 2025-05-23 14:44:53 -0400
  • 5fce07aff4 Implement addme CRACKbomber 2025-05-23 14:44:33 -0400
  • 5f40c803bb Implement addc CRACKbomber 2025-05-23 14:44:09 -0400
  • 1b73c209b7 Add vsel128 to existing vsel CRACKbomber 2025-05-26 19:52:11 -0400
  • 691593db37 Implement vslh, vsrah, vsrh, vrlh CRACKbomber 2025-05-23 19:44:09 -0400
  • 5c01ec54ad Implement vsl CRACKbomber 2025-05-23 19:42:17 -0400
  • 0b4c87071b Implement vpkuhus/vpkuhus128 CRACKbomber 2025-05-23 19:26:02 -0400
  • 2ae394ba59 Implement vpkuhum CRACKbomber 2025-05-23 19:23:17 -0400
  • de697dc1b0 Implement vpkswss/vpkswss128 CRACKbomber 2025-05-23 19:19:45 -0400
  • 9db01820e4 Implement vpkuwum/vpkuwum128 and vpkuwus/vpkuwum128 CRACKbomber 2025-05-23 19:09:25 -0400
  • 0f42cc4d68 Implement vpkshss and vpkswus CRACKbomber 2025-05-23 18:36:18 -0400
  • 541631f055 Implement all trap cards CRACKbomber 2025-05-23 18:18:29 -0400
  • ea988fa87e Implement subfze CRACKbomber 2025-05-23 18:12:17 -0400
  • 68f4ff4062 Implement vsubshs CRACKbomber 2025-05-23 17:51:39 -0400
  • bb20abed18 Implement vminsh and vminuh CRACKbomber 2025-05-23 17:47:46 -0400
  • c68a087441 implement vmaxuh CRACKbomber 2025-05-23 17:43:36 -0400
  • e38d06e3d5 Implement vmaxsh CRACKbomber 2025-05-23 17:41:00 -0400
  • 3cb492f94b Implement vctuxs/vcfpuxws128 CRACKbomber 2025-05-23 17:34:07 -0400
  • daa4c009dc Implement vavugh CRACKbomber 2025-05-23 15:13:22 -0400
  • bc9494b003 Implement mulhd and mulhdu CRACKbomber 2025-05-23 14:56:26 -0400
  • 5a3848ed4b Implement vcmpbfp/vcmpbfp128 - need to implement vscr saturation bit control CRACKbomber 2025-05-23 14:51:45 -0400
  • 822dfadd72 Add missing case for vandc CRACKbomber 2025-05-23 14:49:06 -0400
  • ae465823e1 Implement subfme CRACKbomber 2025-05-23 14:48:30 -0400
  • 3fbe687fe1 Implement rlwnm CRACKbomber 2025-05-23 14:48:12 -0400
  • 18049b417a Implement lvebx/lvehx into the lvx instruction implementation. Memory wise they perform the same operation CRACKbomber 2025-05-23 14:46:51 -0400
  • 1c06e84349 Implement eqv CRACKbomber 2025-05-23 14:44:53 -0400
  • 4041671557 Implement addme CRACKbomber 2025-05-23 14:44:33 -0400